Rainbow-electronics DS2422 Manuel d'utilisateur

Naviguer en ligne ou télécharger Manuel d'utilisateur pour Panneau de contrôle Rainbow-electronics DS2422. Rainbow Electronics DS2422 User Manual Manuel d'utilisatio

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 25
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 0
1 of 25 022102
FEATURES
§ 4096 bits of SRAM (DS2423), 1024 bits with
the DS2422
§ Four 32-bit, read-only counters (DS2423),
three counters with the DS2422
§ Active-low external trigger inputs for two of
the counters with on-chip debouncing
compatible with reed and Wiegand switches
§ Unique, factory-lasered and tested 64-bit
registration number (8-bit family code + 48-
bit serial number + 8-bit CRC tester) assures
absolute traceability because no two parts are
alike
§ Memory partitioned into 16 256-bit pages in
DS2423 (4 pages in DS2422) for packetizing
data
§ 256-bit scratchpad with strict read/write
protocols ensures integrity of data transfer
§ On-chip 16-bit CRC generator for
safeguarding data transfers
§ Built-in multidrop controller ensures
compatibility with other MicroLAN products
§ Directly connects to a single port pin of a
microprocessor and communicates at up to
16.3kbits per second
§ Overdrive mode boosts communication speed
to 142kbits per second
§ 8-bit family code specifies device
communication requirements to reader
§ Presence detector acknowledges when reader
first applies voltage
§ Compact, low cost 6-pin TSOC surface mount
package
§ Reads, writes and counts over a wide voltage
range of 2.8V to 5.5V from -40°C to +85°C
PIN ASSIGNMENT
PIN DESCRIPTION
Pin 1 Ground
Pin 2 Data
Pin 3 Vbat
Pin 4 NC
Pin 5 Input channel B
Pin 6 Input channel A
ORDERING INFORMATION
DS2423P 6-pin TSOC package
DS2423P/T&R Tape & Reel Version of
DS2423P
DS2423X Chip Scale Pkg., Tape &
Reel
DS2422P Contact Factory
DESCRIPTION
The DS2422/DS2423 1-Wire
®
RAM with Counters (hereafter referred to as DS242X) is a fully static,
read/write memory for battery operation in a low-cost, six-lead TSOC, surface-mount package. The
memory is organized as 16 pages (DS2423) or four pages (DS2422) of 256 bits each. In addition, the
device has four (DS2423) or three (DS2422) counters, two of them with external trigger inputs called A
and B. Each of the counters is associated with a memory page. A counter without external trigger input
increments each time data is written to the page it is associated with (write cycle counter). The counters
DS2422/DS2423
1kbit/4kbit 1-Wire
RAM with Counte
r
www.maxim-ic.com
1
2
3
6
5
4
TOP VIEW
3.7mm x 4.0mm x 1.5mm
SIDE VIEW
TSOC PACKAGE
1-Wire is a registered trademark of Dallas Semiconductor.
Vue de la page 0
1 2 3 4 5 6 ... 24 25

Résumé du contenu

Page 1 - DS2422/DS2423

1 of 25 022102FEATURES§ 4096 bits of SRAM (DS2423), 1024 bits withthe DS2422§ Four 32-bit, read-only counters (DS2423),three counters with the DS242

Page 2 - 64-BIT LASERED ROM

DS2422/DS242310 of 25MEMORY FUNCTION FLOW CHART Figure 7 cont’d

Page 3 - BLOCK DIAGRAM Figure 1

DS2422/DS242311 of 25MEMORY FUNCTION FLOW CHART Figure 7 cont’d

Page 4 - 1-WIRE CRC GENERATOR Figure 4

DS2422/DS242312 of 25MEMORY FUNCTION EXAMPLE (DS2423)Example: Write two data bytes to memory location 0026 and 0027. Read entire memory.MASTER MODE DA

Page 5 - MEMORY FUNCTION COMMANDS

DS2422/DS242313 of 25MEMORY FUNCTION EXAMPLE (DS2423)Read page 14 and counts of Input A. Rewrite page 14 with 32 bytes. Read Memory + Counter, WriteSc

Page 6 - Copy Scratchpad [5AH]

DS2422/DS242314 of 25HARDWARE CONFIGURATION Figure 8Note: Depending on the 1-Wire communication speed and the bus load characteristics, the optimal pu

Page 7 - Read Memory [F0H]

DS2422/DS242315 of 25INITIALIZATIONAll transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequenceconsists of a

Page 8 - Read Memory + Counter [A5H]

DS2422/DS242316 of 25When issued on a multidrop bus this command will set all Overdrive-supporting devices into Overdrivemode. To subsequently addres

Page 9

DS2422/DS242317 of 25ROM FUNCTIONS FLOW CHART Figure 9 (First Part)

Page 10 - 10 of 25

DS2422/DS242318 of 25ROM FUNCTIONS FLOW CHART Figure 9 cont’d

Page 11 - 11 of 25

DS2422/DS242319 of 251-WIRE SIGNALINGThe DS242X requires strict protocols to ensure data integrity. The protocol consists of four types ofsignaling on

Page 12 - 12 of 25

DS2422/DS24232 of 25triggered by inputs A and B, respectively, increment with every low-going pulse on their input. Allcounters are read-only. They ar

Page 13 - 13 of 25

DS2422/DS242320 of 25READ/WRITE TIMING DIAGRAM Figure 11

Page 14 - TRANSACTION SEQUENCE

DS2422/DS242321 of 25CRC GENERATIONWith the DS242X there are two different types of CRCs (Cyclic Redundancy Checks). One CRC is an 8-bit type and is s

Page 15 - 15 of 25

DS2422/DS242322 of 25CRC-16 HARDWARE DESCRIPTION AND POLYNOMIAL Figure 12

Page 16 - Overdrive Match ROM [69H]

DS2422/DS242323 of 25ABSOLUTE MAXIMUM RATINGS*Voltage on Any Pin Relative to Ground -0.5V to +7.0VOperating Temperature Range -40°C to +85°CStorage Te

Page 17 - 17 of 25

DS2422/DS242324 of 25AC CHARACTERISTICS REGULAR SPEED(VPUP = 2.8V to 6.0V; VBAT = 2.8 to 5.5V;-40°C to +85°C)PARAMETER SYMBOL MIN TYP MAX UNITS NOTEST

Page 18 - 18 of 25

DS2422/DS242325 of 25NOTES:1) All voltages are referenced to ground.2) VPUP = external pullup voltage.3) Input load is to ground.4) An additional

Page 19 - Read/Write Time Slots

DS2422/DS24233 of 25is entered. After the 48th bit of the serial number has been entered, the shift register contains the CRCvalue. Shifting in the 8

Page 20 - 20 of 25

DS2422/DS24234 of 25The highest valued bit of the E/S register, called AA or Authorization Accepted, acts as a flag to indicatethat the data stored in

Page 21 - CRC GENERATION

DS2422/DS24235 of 25WRITING WITH VERIFICATIONTo write data to the DS242X, the scratchpad has to be used as intermediate storage. First the masterissue

Page 22 - Figure 12

DS2422/DS24236 of 25Read Scratchpad Command [AAH]This command is used to verify scratchpad data and target address. After issuing the Read Scratchpadc

Page 23 - 23 of 25

DS2422/DS24237 of 25DS242X MEMORY MAP Figure 5ADDRESS REGISTERS Figure 6Read Memory [F0H]The read memory command may be used to read the entire memory

Page 24 - 24 of 25

DS2422/DS24238 of 25important to realize that the target address registers will contain the address provided. The endingoffset/data status byte is una

Page 25 - 25 of 25

DS2422/DS24239 of 25MEMORY FUNCTION FLOW CHART Figure 7

Commentaires sur ces manuels

Pas de commentaire