Rainbow-electronics ATmega8515L Manuel d'utilisateur Page 132

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 223
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 131
132
ATmega8515(L)
2512A–AVR–04/02
Figure 63. USART Block Diagram
(1)
Note: 1. Refer to Figure1onpage 2, Table 37 on page 70, and Table 31onpage 66 for
USART pin placement.
The dashedboxes in the block diagram separate thethree main parts of the USART
(listedfrom thetop): Clock Generator, Transmitter and Receiver. Controlregisters are
sharedbyall units.The clock generation logicconsists ofsynchronization logicfor exter-
nalclock input usedbysynchronousslave operation, and the baudrate generator.The
XCK (TransferClock) pin is only usedbySynchronous Transfer mode. TheTransmitter
consists of a single write buffer, a serialShiftRegister, parity generator andcontrollogic
forhandling different serialframe formats.The write buffer allows a continuous transfer
ofdata without anydelaybetween frames.TheReceiver is themost complexpartof the
USART module due to itsclock anddata recovery units.The recovery units areusedfor
asynchronousdata reception. Inaddition to the recovery units, theReceiver includes a
ParityChecker, controllogic, a ShiftRegister and atwo levelreceive buffer(UDR).The
Receiversupports the same frame formats as theTransmitter, andcan detect Frame
Error, Data OverRun and ParityErrors.
PARITY
GENERATOR
UBRR[H:L]
UDR (Transmit)
UCSRA UCSRB UCSRC
BAUD RATE GENERATOR
TRANSMIT SHIFT REGISTER
RECEIVE SHIFT REGISTER RxD
TxD
PIN
CONTROL
UDR (Receive)
PIN
CONTROL
XCK
DATA
RECOVERY
CLOCK
RECOVERY
PIN
CONTROL
TX
CONTROL
RX
CONTROL
PARITY
CHECKER
DATA BUS
OSC
SYNC LOGIC
Clock Generator
Transmitter
Receiver
Vue de la page 131
1 2 ... 127 128 129 130 131 132 133 134 135 136 137 ... 222 223

Commentaires sur ces manuels

Pas de commentaire