Rainbow-electronics Atmega169L Manuel d'utilisateur Page 207

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 317
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 206
207
ATmega169V/L
2514AAVR08/02
Bits 2:0 ADPS2:0: ADC Prescaler Select Bits
These bits determine the division factor between the XTAL frequency and the input
clock to the ADC.
The ADC Data Register
ADCL and ADCH
ADLAR = 0
ADLAR = 1
When an ADC conversion is complete, the result is found in these two registers. If differ-
ential channels are used, the result is presented in twos complement form.
When ADCL is read, the ADC Data Register is not updated until ADCH is read. Conse-
quently, if the result is left adjusted and no more than 8-bit precision (7 bit + sign bit for
differential input channels) is required, it is sufficient to read ADCH. Otherwise, ADCL
must be read first, then ADCH.
TheADLARbitinADMUX,andtheMUXnbitsinADMUXaffectthewaytheresultis
read from the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared
(default), the result is right adjusted.
Table 91. ADC Prescaler Selections
ADPS2 ADPS1 ADPS0 Division Factor
000 2
001 2
010 4
011 8
100 16
101 32
110 64
111 128
Bit 151413121110 9 8
–––––ADC9 ADC8 ADCH
ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 ADCL
76543210
Read/Write R R R R R R R R
RRRRRRRR
InitialValue00000000
00000000
Bit 151413121110 9 8
ADC9 ADC8 ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADCH
ADC1 ADC0 ––––––ADCL
76543210
Read/Write R R R R R R R R
RRRRRRRR
InitialValue00000000
00000000
Vue de la page 206
1 2 ... 202 203 204 205 206 207 208 209 210 211 212 ... 316 317

Commentaires sur ces manuels

Pas de commentaire